




2-Stage Op-Amp Schematic using 90nm Process node:




Layout:




Top-Left PMOS Transistors:




NMOS Differential Pair:




Bottom-left single NMOS transistor:




Top-Right PMOS pair:




Middle NMOS Current Mirror:



Bottom-Right NMOS pair:



DRC Check:



LVS Check:

